Abstract: This work analyzes the effects of the parasitic or stray distributed capacitance to ground in high-voltage environments and assesses the effectiveness of different corrective actions to minimize such effects. To this end, the stray capacitance of a 130 kV RMS high-voltage resistive divider is studied because it can severely influence the behavior of such devices when operating under alternating current or transient conditions. The stray capacitance is calculated by means of three-dimensional finite element analysis (FEA) simulations. Different laboratory experiments under direct current (DC) and alternating current (AC) supply are conducted to corroborate the theoretical findings, and different possibilities to mitigate stray capacitance effects are analyzed and discussed. The effects of the capacitance are important in applications, such as large electrical machines including transformers, motors, and generators or in high-voltage applications involving voltage dividers, conductors or insulator strings, among others. The paper also proves the usefulness of FEA simulations in predicting the stray capacitance, since they can deal with a wide range of configurations and allow determining the effectiveness of different corrective configurations.
Introduction
It is a recognized fact that the capacitance to ground and between objects at different potentials must be considered in high-voltage applications [1] . However, in the technical literature, the studies and analyses of formulas for calculating the capacitance are scarce [2, 3] . This is in part because at low frequency, capacitive effects appear at higher voltages than inductive effects, and in part, because analytical solutions to determine the capacitance only exist for a very reduced number of geometries, which have very limited applications [1] . Such empirical formulas often only consider stray capacitances to ground, thus ignoring the influence of grounded elements, walls or nearby objects. Since capacitance calculations are complex, even when dealing with simple configurations, computational methods are required to solve such problem [1] . Precise methods to determine the capacitance rely on the computation of the electrostatic field due to the charged objects analyzed [4] .
Capacitance exists between nearby surfaces at different electric potential, even when separated by atmospheric air. The effects of such unwanted capacitance are boosted when dealing with high-voltages or high-frequencies. The effects of stray capacitance are of interest in different areas, including physical sciences, radio engineering, or electrical engineering, among others [4] . In [5] it is shown that when dealing with high-voltage switching mode power supplies with several series connected modules, the unwanted stray capacitance to ground has a considerable effect on the voltage of every single module to the overall output voltage. A similar effect occurs with insulator strings. The stray capacitance to the line conductors and the grounded supporting tower affects the electric field distribution around the insulator strings, producing an uneven voltage pattern across each insulator unit [6, 7] . As a result of stray capacitance, the length of the insulator string increases with the transmission voltage, but the effectiveness of each extra insulator unit tends to decrease due to the irregular voltage distribution [8] . The stray capacitance of each insulator to the high-voltage conductor, and to the grounded tower depends on the specific location of the insulator in the string [9] . The string elements nearer to the power line are exposed to higher electrical stress than those nearer to the grounded tower. Grading rings are usually employed at the terminals of the string to reduce such an effect [10] .
Internal and external stray capacitances affect the transient response of high-voltage devices, including transformers [11] or voltage dividers [12] , among others. However, measurement of the stray capacitance is usually difficult due to the small signal to be measured and the low immunity to noise [13] . It is a recognized fact that numerical methods are well suited to deal with complex 2D and 3D electrical problems [14, 15] . Stray capacitance effects can be modeled by means of numerical simulations using finite element analysis (FEA) since it is a recognized and well-suited method to deal with complex geometries [16] and with high-voltage environments [17, 18] .
In this paper, a comprehensive analysis of the effects of the stray capacitance to ground is carried out, and the performance of corrective measures proposed in the literature is analyzed. To this end, three-dimensional FEA simulations are applied to study stray capacitance effects of a resistive high-voltage divider. The influence of the size of the laboratory is also analyzed, and possible corrective actions to minimize stray capacitance effects are explored. Experimental results obtained in the AMBER high-voltage laboratory of the Universitat Politècnica de Catalunya (UPC) are used to validate the results of the proposed models.
This paper contributes in different aspects. First, it provides a detailed discussion about the origin of stray capacitance and its effects in high-voltage environments. Second, it evaluates from experimental data acquired in a high-voltage laboratory the distortion in the output voltage of the divider due to the effects of stray capacitance. Third, this paper analyzes and quantifies the effects of the size of the laboratory and evaluates the effectiveness of different mitigation strategies to minimize the effects of stray capacitance. Finally, the results and advice provided in this paper can be useful to adapt high-voltage DC dividers for AC measurements, specifically for applications in which the dynamic performance is not an issue. This paper is structured as follows: Section 2 discusses the stray capacitance effects in resistive high-voltage dividers. Section 3 describes the characteristics of the voltage divider analyzed in this paper and details a circuital model that includes the effects of stray capacitance. Section 4 develops the FEA model used to analyze the machine and validates this model by means of experimental data. Section 5 summarizes the experimental results, analyzes the effects of several parameters, including the size of the laboratory, and validates the performance of different corrective actions to minimize the effects of the stray capacitance. Finally, Section 6 condenses the conclusions of this paper.
Stray Capacitance Effects in Resistive High-Voltage Dividers and Circuital Model
Due to the increasing importance of high-voltage DC transmission systems, the development of accurate high-voltage DC measurement systems, which can be achieved with resistive dividers [19] , is required. High-voltage dividers allow measuring the voltage between a high-voltage terminal and ground by reducing this value to an appropriate low-voltage on the low-voltage side of the divider. To this end, the transformation ratio must be known and must remain constant over a suitable frequency range. However, variables, such as frequency, temperature, or humidity, among others, can also affect the transformation ratio [20] . The main drawbacks of resistive dividers are related to power losses and stray capacitance, which often limit their use at voltages below 100 kV-50/60 Hz [21] .
It is a recognized fact that resistive dividers offer good DC response, stability, and accuracy [19] , although power dissipation, parasitic inductances, and capacitances can degrade the transient response and the accuracy of the measurements [22] . The high resistance of the voltage divider together with the stray capacitance to ground acts as a low-pass filter, whose cut-off frequency alters the frequency response of the divider [23] . Even so, the traditional design of precision high-voltage DC dividers is based on a resistive design, although they are only suitable for direct-current voltage measurements [24] if no appropriate shielding measures are applied.
The stray capacitance originates from the electric field lines directed from the divider to ground. Such lines can be contoured by using a big toroidal or circular-shaped shielding electrode placed at the high-voltage terminal, with a diameter comparable to the length of the divider, so for large dividers, this solution is unpractical. It is also possible to place different toroidal shielding electrodes at different heights along the high-voltage arm. The shielding electrodes force the electric field lines to follow the same direction throughout the whole divider, thus generating a quasi-uniform electric field distribution along the divider, thus minimizing the stray capacitance to ground [25] .
The divider often requires a high-voltage grading electrode with suitable shape and dimensions to prevent the possibility of corona discharges. However, such electrode generates a capacitance to ground, which is often higher than the stray capacitance of the divider itself, thus affecting the voltage distribution along the resistors [26] . Stray capacitance appears between the divider and ground or between the divider and grounded objects. Therefore, the grounded objects and structural elements surrounding the measurement area can affect the stray capacitance and the precision of the measurement, thus altering the divider ratio [27] . The divider ratio in a DC voltage divider can be calculated as [24] 
n 1 is the number of series-connected resistors R 1 in the high-voltage arm of the resistor and R 2 the resistance in the low-voltage arm, as shown in Figure 1a .
It is well-known that air is the dielectric that contributes most to stray capacitances [28] . In addition, practical resistors exhibit some amount of parasitic capacitance, since the metal leads or other parts have a certain ability to store charge. Figure 1 shows a circuit model of the divider, which includes the effects of the stray capacitances to ground and the parasitic capacitance of the resistors. the frequency response of the divider [23] . Even so, the traditional design of precision high-voltage DC dividers is based on a resistive design, although they are only suitable for direct-current voltage measurements [24] if no appropriate shielding measures are applied. The stray capacitance originates from the electric field lines directed from the divider to ground. Such lines can be contoured by using a big toroidal or circular-shaped shielding electrode placed at the high-voltage terminal, with a diameter comparable to the length of the divider, so for large dividers, this solution is unpractical. It is also possible to place different toroidal shielding electrodes at different heights along the high-voltage arm. The shielding electrodes force the electric field lines to follow the same direction throughout the whole divider, thus generating a quasi-uniform electric field distribution along the divider, thus minimizing the stray capacitance to ground [25] .
n1 is the number of series-connected resistors R1 in the high-voltage arm of the resistor and R2 the resistance in the low-voltage arm, as shown in Figure 1a .
It is well-known that air is the dielectric that contributes most to stray capacitances [28] . In addition, practical resistors exhibit some amount of parasitic capacitance, since the metal leads or other parts have a certain ability to store charge. Figure 1 shows a circuit model of the divider, which includes the effects of the stray capacitances to ground and the parasitic capacitance of the resistors.
. . . According to Figure 1a , due to the distributed stray capacitance to ground, the current through the top resistor is higher than the current through the bottom resistor, and thus, the voltage drop across the bottom resistor is lower than that across the top resistor (see Figure 7) .
The exact calculation of the stray capacitance of the voltage divider is not simple since it depends on the exact location of the voltage divider with respect to all nearby conductor surfaces and objects [30] . However, according to [31] , for a divider consisting of several sections, the stray capacitance to ground of each section can be calculated as [31] 
ε = 8.854 pF/m being the absolute permittivity of air, and l and D being, respectively, the length and diameter of each section of the metallic cylinder acting as a screen, which is supposed to be connected to the bottom of each section.
A similar formula to Equation (2) is found in [29] . These formulas are based on series-connected resistors enclosed in a metallic cylindrical shield. However, they present inherent limitations due to the assumptions that they are based on, and because they do not take into account several aspects, including the size of the laboratory, the distance to the grounded walls, floor and ceiling, or the influence of other metallic and grounded objects in the laboratory, such as the high-voltage generator or different measuring instruments which are already present in the laboratory.
The Analyzed Resistive High-Voltage Divider
The resistive divider analyzed in this work comprises the high-voltage terminal, and the highvoltage and low-voltage arms, as shown in Figure 2 According to Figure 1a , due to the distributed stray capacitance to ground, the current through the top resistor is higher than the current through the bottom resistor, and thus, the voltage drop across the bottom resistor is lower than that across the top resistor (see Figure 7) .
(2) ε = 8.854 pF/m being the absolute permittivity of air, and l and D being, respectively, the length and diameter of each section of the metallic cylinder acting as a screen, which is supposed to be connected to the bottom of each section.
The resistive divider analyzed in this work comprises the high-voltage terminal, and the high-voltage and low-voltage arms, as shown in Figure 2 
FEA Simulations to Determine the Effects of Stray Capacitance
The stray or parasitic capacitance to ground is closely related to the electric field distribution around the divider [25] . It can be calculated by using computer programs based on the charge distribution of the conductors [20] , such as those based on FEA [12, 23] . FEA models were developed using the Comsol Multiphysics ® software package by conducting a frequency domain study at 50 Hz.
The FEA Formulation to Determine the Stray Capacitance
The effects of the parasitic or stray capacitance, are often unwanted and are especially notorious in high-voltage and high-frequency applications.
The capacitance is calculated by applying three steps. For low-frequency cases, it is enough to consider only the electrostatic field energy. First, the potential at the surface of the studied conductor is calculated, taking into account the quasi-static approximation, which disregards the displacement current. The next step consists of calculating the outer electric potential and the electric field in the points of the domain surrounding the high-voltage conducting body, by applying the known potential as the boundary condition [32, 33] . To conclude, the capacitance of the system under analysis is computed from (8) .
The Gauss law can be expressed as
E (V/m) being the electric field and ρ (C/m 3 ) the charge density. Replacing
, it results in Poisson's equation for electrostatics [34] .
By solving Equation (4), the electric potential and the electric field in all points of the analyzed domain can be found [35] . Next, supposing the air as an isotropic medium, the energy density (J/m 3 ) in the points of the domain is calculated.
The stored electrostatic energy is obtained from the integral of the energy density over the volume of the analyzed domain.
The energy stored within a capacitor is as follows:
U (V) being the potential between the two terminals of the capacitor. Then, the capacitance between two terminals of the system can be calculated as in (8) [33] .
The capacitance is computed from the electric energy stored in the air due to the effect of U. When analyzing low-frequency applications, W E represents the energy stored in the electric field outside the conductive body [32] .
FEA Application
The stray capacitance to ground C g of the voltage divider has been simulated using the dimensions of the high-voltage laboratory of the UPC, which are 7.07 × 4.3 × 3.07 m 3 (x, y, and z dimensions, respectively), as shown in Figure 3a , with the floor, walls, and ceiling at ground potential. Figure 3 shows the mesh of the analyzed domains as well as streamline plots of the electric field lines around the divider and the generator, which provide information about the distributed capacitance between the high-voltage objects and the grounded elements of the laboratory. The stored electrostatic energy is obtained from the integral of the energy density over the volume of the analyzed domain.
The capacitance is computed from the electric energy stored in the air due to the effect of U. When analyzing low-frequency applications, WE represents the energy stored in the electric field outside the conductive body [32] .
The stray capacitance to ground Cg of the voltage divider has been simulated using the dimensions of the high-voltage laboratory of the UPC, which are 7.07 × 4.3 × 3.07 m 3 (x, y, and z dimensions, respectively), as shown in Figure 3a , with the floor, walls, and ceiling at ground potential. Figure 3 shows the mesh of the analyzed domains as well as streamline plots of the electric field lines around the divider and the generator, which provide information about the distributed capacitance between the high-voltage objects and the grounded elements of the laboratory. 
Results
This section presents experimental and FEA results to study and evaluate stray capacitance effects. The capacitive effects are analyzed by analyzing the behavior of a 130 kV RMS high-voltage resistive divider under both AC and DC supply.
A DC high-voltage generator (PHENIX 4120-10, max. voltage + 120 kVDC), an AC voltage generator (PHENIX BK-130, max. voltage 130 kV RMS) and a Fluke 289 true RMS multi-meter were used to test the divider under DC and AC supply, respectively. Figure 4 shows the AC high-voltage generator and the resistive divider inside the grounded laboratory. 
This section presents experimental and FEA results to study and evaluate stray capacitance effects. 
A Results presented in Figure 5 show that U1 and U2 follow a linear relationship given by U1 = 30.215 + 19,907.006·U2, with a coefficient of determination R 2 = 0.999954. It is worth noting that the experimental slope of this straight line, corresponding to the voltage ratio, is almost 20,001, the nominal value, as expected. The difference (0.5%) lies within the 1% tolerance of the resistors used in the high-voltage divider. Figure 6 presents the experimental layout during the calibration carried out under AC supply using the 130 kV RMS AC generator. The atmospheric conditions during the test were 12.2 °C, 58.0% RH, and 976 hPa. Results presented in Figure 5 show that U 1 and U 2 follow a linear relationship given by U 1 = 30.215 + 19,907.006·U 2 , with a coefficient of determination R 2 = 0.999954. It is worth noting that the experimental slope of this straight line, corresponding to the voltage ratio, is almost 20,001, the nominal value, as expected. The difference (0.5%) lies within the 1% tolerance of the resistors used in the high-voltage divider. Figure 6 presents the experimental layout during the calibration carried out under AC supply using the 130 kV RMS AC generator. The atmospheric conditions during the test were 12.2 • C, 58.0% RH, and 976 hPa. Results presented in Figure 5 show that U1 and U2 follow a linear relationship given by U1 = 30.215 + 19,907.006·U2, with a coefficient of determination R 2 = 0.999954. It is worth noting that the experimental slope of this straight line, corresponding to the voltage ratio, is almost 20,001, the nominal value, as expected. The difference (0.5%) lies within the 1% tolerance of the resistors used in the high-voltage divider. Figure 6 presents the experimental layout during the calibration carried out under AC supply using the 130 kV RMS AC generator. The atmospheric conditions during the test were 12.2 °C, 58.0% RH, and 976 hPa. Results presented in Figure 6 show that U1 and U2 follow a linear relationship given by U1 = 130.947 + 35,877.873·U2, with a coefficient of determination R 2 = 0.999937. The experimental slope of this straight line (35,877.873 ) is far from the nominal value of 20,001, due to the effects of the stray capacitance, thus severely affecting the divider ratio and the accuracy of the voltage divider. Therefore, when applying 130 kV RMS and assuming the layout shown in Figure 6a , the output voltage of the low-voltage arm of the divider is 3.62 V RMS instead of the theoretical value of 6.50 V RMS. Figure 7 shows the uneven voltage distribution along the length of the high-voltage arm of the resistive divider, obtained by means of FEA simulations. Due to the distributed stray capacitance to ground, the current through the upper resistors of the high-voltage arm of the divider is higher than that through the lower resistors. Therefore, the voltage drop in the resistors farthest from the ground is greater than in those closest to the ground. This effect depends on the geometry of the high-voltage arrangement. Results presented in Figure 6 show that U 1 and U 2 follow a linear relationship given by U 1 = 130.947 + 35,877.873·U 2 , with a coefficient of determination R 2 = 0.999937. The experimental slope of this straight line (35,877.873 ) is far from the nominal value of 20,001, due to the effects of the stray capacitance, thus severely affecting the divider ratio and the accuracy of the voltage divider. Therefore, when applying 130 kV RMS and assuming the layout shown in Figure 6a , the output voltage of the low-voltage arm of the divider is 3.62 V RMS instead of the theoretical value of 6.50 V RMS. Figure 7 shows the uneven voltage distribution along the length of the high-voltage arm of the resistive divider, obtained by means of FEA simulations. Due to the distributed stray capacitance to ground, the current through the upper resistors of the high-voltage arm of the divider is higher than that through the lower resistors. Therefore, the voltage drop in the resistors farthest from the ground is greater than in those closest to the ground. This effect depends on the geometry of the high-voltage arrangement. Results presented in Figure 6 show that U1 and U2 follow a linear relationship given by U1 = 130.947 + 35,877.873·U2, with a coefficient of determination R 2 = 0.999937. The experimental slope of this straight line (35,877.873 ) is far from the nominal value of 20,001, due to the effects of the stray capacitance, thus severely affecting the divider ratio and the accuracy of the voltage divider. Therefore, when applying 130 kV RMS and assuming the layout shown in Figure 6a , the output voltage of the low-voltage arm of the divider is 3.62 V RMS instead of the theoretical value of 6.50 V RMS. Figure 7 shows the uneven voltage distribution along the length of the high-voltage arm of the resistive divider, obtained by means of FEA simulations. Due to the distributed stray capacitance to ground, the current through the upper resistors of the high-voltage arm of the divider is higher than that through the lower resistors. Therefore, the voltage drop in the resistors farthest from the ground is greater than in those closest to the ground. This effect depends on the geometry of the high-voltage arrangement. Although a guard electrode configuration can be used to minimize the impact of the stray capacitance on the measured voltage U 2 [31, 36] , this configuration has not been used in the results above to stress the effect of the stray capacitance.
The Effect of the Laboratory Dimensions
According to (6) and (7), the stored electrostatic energy and thus, the capacitance, is influenced by the size of the laboratory.
In this section, this influence is investigated by means of FEA simulations, by changing the length of the laboratory from 3.3 m to 7 m. The results attained are summarized in Figure 8 .
Although a guard electrode configuration can be used to minimize the impact of the stray capacitance on the measured voltage U2 [31, 36] , this configuration has not been used in the results above to stress the effect of the stray capacitance.
In this section, this influence is investigated by means of FEA simulations, by changing the length of the laboratory from 3.3 m to 7 m. The results attained are summarized in Figure 8 . Results presented in Figure 8 clearly show that the stray capacitance Cg decreases when increasing the size of the laboratory; its value tending to stabilize when the size of the laboratory is beyond a determined value
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Evaluation of Possible Corrective Strategies
As already explained, the large dimensions of high-voltage dividers generate distributed stray capacitances between the divider and high-voltage electrodes to ground. Several solutions can be applied to eliminate or minimize the impact of stray capacitance in high-voltage resistive dividers, including metal screens (grounded concentric electrodes) [28] or guard electrode configurations [31, 36] . Another option is to use capacitive dividers for alternating current tests and switching impulse tests or damped capacitive dividers for switching impulse and lightning impulse tests [31] .
Due to the stray capacitance, the dynamic behavior of the divider can change, the rate of change being affected by the frequency of the test voltage. This is an issue in applications involving fast, impulse signals, which are composed of a wide spectral range, in which the dynamic response of voltage dividers can be significantly affected [28] .
Therefore, a solution to lessen the effects of stray capacitance is highly appealing, especially cases requiring the use of DC dividers for AC measurements, since high-voltage dividers are expensive devices.
Using Grading Rings to Minimize the Stray Capacitance
One possibility found in the technical literature is to use grading rings to limit the stray capacitance effect. To prove the performance of the addition of the grading rings, 15 aluminum Results presented in Figure 8 clearly show that the stray capacitance C g decreases when increasing the size of the laboratory; its value tending to stabilize when the size of the laboratory is beyond a determined value
Evaluation of Possible Corrective Strategies
Using Grading Rings to Minimize the Stray Capacitance
One possibility found in the technical literature is to use grading rings to limit the stray capacitance effect. To prove the performance of the addition of the grading rings, 15 aluminum grading rings equally spaced were added to the high-voltage divider, as shown in Figure 9 . The inner and outer radiuses of the rings are 30 and 80 mm, respectively. Figure 10 shows that despite using a row of 15 aluminum grading rings, the voltage distribution along the high-voltage arm of the resistive divider is still not linear due to the effects of the remaining stray capacitance not blocked by the rings. The stray capacitance obtained according to the geometry proposed in Figure 10 is Cg = 46.54 pF, and the output voltage of the high-voltage resistive divider at 130 kV RMS is 4.42 V RMS, which is still far from the theoretical value of 6.50 V RMS, thus resulting in an error around 32.0%. This is because there are still many electric field lines departing from the divider arms to ground, as shown in Figure 10b . Figure 10c displays the electric field strength on the surface of the grading rings, thus proving that there is no corona effect on the outer surface of the grading rings inception.
Using a Grading Hollow Cylinder to Minimize the Stray Capacitance
Another possible solution to limit the effects of stray capacitance in resistive high-voltage dividers is the use of a grading hollow cylinder, which acts as a Faraday cage for the electric field lines departing from the arms of the divider. This solution is shown in Figure 11 . The stray capacitance obtained according to the geometry proposed in Figure 10 is C g = 46.54 pF, and the output voltage of the high-voltage resistive divider at 130 kV RMS is 4.42 V RMS, which is still far from the theoretical value of 6.50 V RMS, thus resulting in an error around 32.0%. This is because there are still many electric field lines departing from the divider arms to ground, as shown in Figure 10b . Figure 10c displays the electric field strength on the surface of the grading rings, thus proving that there is no corona effect on the outer surface of the grading rings inception.
Another possible solution to limit the effects of stray capacitance in resistive high-voltage dividers is the use of a grading hollow cylinder, which acts as a Faraday cage for the electric field lines departing from the arms of the divider. This solution is shown in Figure 11 . The stray capacitance obtained according to the geometry proposed in Figure 10 is Cg = 46.54 pF, and the output voltage of the high-voltage resistive divider at 130 kV RMS is 4.42 V RMS, which is still far from the theoretical value of 6.50 V RMS, thus resulting in an error around 32.0%. This is because there are still many electric field lines departing from the divider arms to ground, as shown in Figure 10b . Figure 10c displays the electric field strength on the surface of the grading rings, thus proving that there is no corona effect on the outer surface of the grading rings inception.
Another possible solution to limit the effects of stray capacitance in resistive high-voltage dividers is the use of a grading hollow cylinder, which acts as a Faraday cage for the electric field lines departing from the arms of the divider. This solution is shown in Figure 11 . Figure 12 shows that when using an aluminum grading hollow cylinder, the voltage distribution along the high-voltage arm of the resistive divider is very linear, thus verifying the excellent performance of such a solution. This is because the electric field lines departing from the divider arms are self-contained inside the inner volume of the grading hollow cylinder, as shown in Figure 12b . Figure 12c displays the distribution of the electric field strength on the surface of the hollow cylinder, whose values are below the corona inception threshold.
The stray capacitance obtained according to the geometry proposed in Figure 11 is C g = 6.28 × 10 −3 pF, this being a very low value that proves the usefulness of this solution. In addition, the output voltage of the high-voltage resistive divider when applying 130 kV RMS is 6.53 V RMS, which is very close to the theoretical value of 6.50 V RMS, resulting in an error around 0.5%, below the tolerance of the resistors of the divider. This reduced stray capacitance allows improving the dynamic response of the divider since it depends on the RC g product.
Energies 2019, 12, x FOR PEER REVIEW 13 of 15 Figure 12 shows that when using an aluminum grading hollow cylinder, the voltage distribution along the high-voltage arm of the resistive divider is very linear, thus verifying the excellent performance of such a solution. This is because the electric field lines departing from the divider arms are self-contained inside the inner volume of the grading hollow cylinder, as shown in Figure 12b . Figure 12c displays the distribution of the electric field strength on the surface of the hollow cylinder, whose values are below the corona inception threshold.
The stray capacitance obtained according to the geometry proposed in Figure 11 is Cg = 6.28·10 × −3 pF, this being a very low value that proves the usefulness of this solution. In addition, the output voltage of the high-voltage resistive divider when applying 130 kV RMS is 6.53 V RMS, which is very close to the theoretical value of 6.50 V RMS, resulting in an error around 0.5%, below the tolerance of the resistors of the divider. This reduced stray capacitance allows improving the dynamic response of the divider since it depends on the RCg product. The results presented in this section clearly show that the use of an array of grading rings is not the most suitable alternative, since stray capacitance effect is only partially removed, and a certain free space around the divider must be left, where no objects can be placed. The dimensions of this area depend on the geometry of the divider and the rings and must be either identified by means of direct experimentation or calculated. The results presented in this section clearly show that the use of an array of grading rings is not the most suitable alternative, since stray capacitance effect is only partially removed, and a certain free space around the divider must be left, where no objects can be placed. The dimensions of this area depend on the geometry of the divider and the rings and must be either identified by means of direct experimentation or calculated.
Instead, a grading hollow cylinder is a cost-effective solution that allows minimizing the effects of stray capacitance, and thus, when well designed, it almost removes all capacitive effects. In addition, the region around the divider has less influence.
Conclusions
This paper has analyzed the effect of the distributed stray capacitance to ground in the accuracy of resistive high-voltage dividers operating under DC and AC supply by means of experimental data and three-dimensional FEA simulations. It has been shown that FEA simulations allow calculating both the stray capacitance and the distortion in the output voltage of the divider, thus allowing the quantification of their effects. The work has also analyzed the impact of several parameters on the accuracy of the resistive high-voltage divider, including the size of the laboratory and two types of grading electrodes added to the body of the resistive divider to mitigate the effects of the stray capacitance, namely toroidal grading rings and a grading hollow cylinder. It has been shown that, whereas the addition of toroidal grading rings provides only a partial correction and thereby, partial improvement in the behavior of the resistive divider, the addition of a grading hollow cylinder performs much better, being an excellent solution, which allows improving the dynamic response of the divider. The results and data shown in this work can be used as a reference for determining the effects of stray capacitance in high-voltage dividers, thus allowing the design of corrective actions in resistive high-voltage dividers for AC measurements.
